



14 Oct 2025



GPIO A



GPIO B

... GPIO F

$8 \times 6 = 48$ pins


→ For higher current devices have to use isolators

Current out = 2, 4, 8 mA


Current in = 18 mA

Pull up vs Pull down


Pull up Resistor



Pull down resistor



PB7 and PFO are by default locked



GPIO are registers
 ↳ require clock configuration

RC6CGPIO → Clock


↳ Base Address: 0x400FE000

Offset: 0x608

Total address: 0x400FE608

PortA PortB PortC PortD
 ↗ ↗ ↗ ↗
 6 GPIOs → R0, R1, R2, R3, R4
 RS ↗ PortE
 PortF ↗ 0 bit turn clock off
 ↗ 1 bit turn clock on

→ clock off ⇒ save power




PA < 0 → off
 1 → ON, Enable

Set PB → use OR 0x02

`rcgpio = rcgpio | 0x02;`

① Clock Control (inst)

② Mode Control




③ Pad Control

GPIO port B

Base: 0x40005000

AFSEE --> 0x420

GPIO AFSEEL Address: 0x40005420



0 $\rightarrow$ Disable
 1 $\rightarrow$ Enable

} other than direction register

Our focus is on PB1

Enable bit set $\rightarrow$ PB1: 0x02

Disable: bit clear $\rightarrow$ PB1 ~~0x02~~
~~0xFF~~ AND ($\sim$ 0x02)

f

$\sim$ 00000010
 11111101
 0xFF

By default all pins are 2mA drive select

→ if UMR register
L PB59 & 96 in 25

steps

1. Clock enable:

RGCGPIO → PortB → 1

gpio internal module steps (PB1)

2. AFSEL: OFF (Alternate functionality)
---- GPIO PIN 1

2. DEN: ON

---- GPIO PIN 1

3. CURRENT DRIVE STRENGTH (output)

UMR -- DR4R -- ON -- PIN 1
DR2R → OFF (no pin)

4. Direction Output

→ GPIODIR < 0 input
 1 output

→ GPIO DATA → 0x000
 offset bits

↳ we will use 0x3FC

0x20
↓

00100000